

Charge Pump Regulator for Color TFT Panels


ADM8839

FEATURES

3 Voltages (+5 V, +15 V, -15 V) from a Single 3 V Supply Power Efficiency Optimized for Use with TFT in Mobile Phones Low Quiescent Current Low Shutdown Current (<5 μA) Shutdown Function Option to Use External LDO

APPLICATIONS
Hand-held Instruments
TFT LCD Panels
Cellular Phones

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADM8839 is a charge pump regulator used for color thin film transistor (TFT) liquid crystal displays (LCDs). Using charge pump technology, the device can be used to generate three voltages (+5 V $\pm 2\%$, +15 V, -15 V) from a single 3 V supply. These voltages are then used to provide supplies for the LCD controller (5 V) and the gate drives for the transistors in the panel (+15 V and -15 V). Only a few external capacitors are needed for the charge pumps. An efficient low dropout (LDO) voltage regulator ensures that the power efficiency is high and provides a low ripple 5 V output. This LDO can be shut down and an external LDO can be used to regulate the 5 V doubler output and drive the input to the charge pump section that generates the +15 V and -15 V outputs, if required by the user.

The ADM8839 has a power save shutdown feature. The 5 V output consumes the most power, so power efficiency is also maximized on this output with an oscillator enabling scheme (Green IdleTM). This effectively senses the load current that is flowing and turns on the charge pump only when charge needs to be delivered to the 5 V pump doubler output.

The ADM8839 is fabricated using CMOS technology for minimal power consumption. The part is packaged in a 20-lead LFCSP (lead frame chip scale package).

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

$\begin{array}{ll} \textbf{ADM8839-SPECIFICATIONS} & (v_{cc} = 3 \text{ V} - 10\%, \, 40\%; \, T_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C}; \, \text{C1, C5, C6, C7} = 2.2 \, \mu\text{F; C2, C3, C4, C8, C9} = 0.22 \, \mu\text{F; unless otherwise noted.}) \end{array}$

Parameter	Test Conditions	Min	Typ	Max	Unit
INPUT VOLTAGE, V _{CC}		2.7		4.2	V
SUPPLY CURRENT, I _{CC}	Unloaded Shutdown Mode, T _A = 25°C		250	500 5	μΑ μΑ
+5 V OUTPUT Output Voltage Output Current Output Ripple Transient Response	I_L = 10 μ A to 8 mA 8 mA Load I_L Stepped from 10 μ A to 8 mA	4.9	5.0 5 10 5	5.1 8	V mA mV p-p μs
+15 V OUTPUT Output Voltage Output Current Output Ripple	$I_L = 1 \mu A \text{ to } 150 \mu A$ $I_L = 100 \mu A$	14.0	15.0 1 50	16.0 150	V μΑ mV p-p
-15 V OUTPUT Output Voltage Output Current Output Ripple	$I_L = -1 \mu A \text{ to } -150 \mu A$ $I_L = -100 \mu A$	-16.0 -150	-15.0 -1 50	-14.0	V μΑ mV p-p
POWER EFFICIENCY	R5V _{OUT} Load = 5 mA, \pm 15 V Load = \pm 150 μ A, V _{CC} = 3.0 V		82		%
CHARGE PUMP FREQUENCY		60	100	140	kHz
CONTROL PINS, SHDN Input Voltage, V _{SHDN} Digital Input Current Digital Input Capacitance*	SHDN Low = Shutdown Mode SHDN High = Normal Mode	$0.7 imes V_{CC}$		0.3 × V _{CC} ±1 10	V V μΑ pF
LDO_ON/OFF Input Voltage Digital Input Current Digital Input Capacitance*	Low = External LDO High = Internal LDO	$0.7 \times V_{CC}$		0.3 × V _{CC} ±1 10	V V μΑ pF

^{*}Guaranteed by design. Not 100% production tested.

TIMING SPECIFICATIONS ($V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C}; C1, C5, C6, C7 = 2.2 \mu\text{F}; C2, C3, C4, C8, C9 = 0.22 \mu\text{F}.$)

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER-UP SEQUENCE					
+5 V Rise Time, t _{R5V}	10% to 90%, Figure 1		250		μs
+15 V Rise Time, t _{R15V}	10% to 90%, Figure 1		3		ms
–15 V Fall Time, t _{FM15V}	90% to 10%, Figure 1		3		ms
Delay between -15 V Fall					
and +15 V, t _{DELAY}	Figure 1		600		μs
POWER-DOWN SEQUENCE					
+5 V Fall Time, t _{F5V}	90% to 10%, Figure 1		35		ms
+15 V Fall Time, t _{F15V}	90% to 10%, Figure 1		10		ms
-15 V Rise Time, t _{RM15V}	10% to 90%, Figure 1		20		ms

Specifications are subject to change without notice.

-2- REV. B

Specifications are target values and are subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

ESD Class I

THERMAL CHARACTERISTICS

20-Lead LFCSP Package:

 $\theta_{IA} = 31^{\circ}C/W$

ORDERING GUIDE

Model	Temperature Range	Ordering Quantity	Package Description	Package Option
ADM8839ACP	−40°C to +85°C	75	20-Lead LFCSP	CP-20
ADM8839ACP-REEL	−40°C to +85°C	5,000	20-Lead LFCSP	CP-20
ADM8839ACP-REEL7	−40°C to +85°C	1,500	20-Lead LFCSP	CP-20
ADM8839ACPZ ¹	−40°C to +85°C	75	20-Lead LFCSP	CP-20
ADM8839ACPZ-REEL ¹	−40°C to +85°C	5,000	20-Lead LFCSP	CP-20
ADM8839ACPZ-REEL7 ¹	−40°C to +85°C	1,500	20-Lead LFCSP	CP-20
EVAL-ADM8839EB			Evaluation Board	

 $^{^{1}}Z = Pb$ -free part.

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADM8839 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. B –3–

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PIN CONFIGURATION




PIN FUNCTION DESCRIPTIONS


Pin No.	Mnemonic	Function
1	V _{CC}	Positive Supply Voltage Input. Connect this pin to the 3 V supply with a 2.2 µF decoupling capacitor.
2	VOUT	Voltage Doubler Output. This was derived by doubling the 3 V supply. A 2.2 µF capacitor to ground is required on this pin.
3	LDO_IN	Voltage Regulator Input. The user may bypass this circuit by using the LDO_ON/OFF pin.
4	+5VOUT	5 V Output. This was derived by doubling and regulating the 3 V supply. A 2.2 μF capacitor to ground is required on this pin to stabilize the regulator.
5	+5VIN	5 V Input. This is the input to the voltage tripler and inverter charge pump circuits.
6	LDO_ON/OFF	Control Logic Input. 3 V CMOS logic. A logic high selects the internal LDO for regulation of the 5 V voltage doubler output. A logic low isolates the internal LDO from the rest of the charge pump circuits. This allows the use of an external LDO to regulate the 5 V voltage doubler output. The output of this LDO is then fed back into the voltage tripler and inverter circuits of the ADM8839.
7	SHDN	Digital Input. 3 V CMOS logic. Active low shutdown control. This shuts down the timing generator and enables the discharge circuit to dissipate the charge on the voltage outputs, thus driving them to 0 V.
8	V_{CC}	Connect this pin to V _{CC} .
9	GND	Connect this pin to GND.
10	+15VOUT	15 V Output. This was derived by tripling the 5 V regulated output. A 0.22 μF capacitor is required on this pin.
11, 12	C3-, C3+	External capacitor C3 is connected between these pins. A 0.22 µF capacitor is recommended.
13, 14	C2-, C2+	External capacitor C2 is connected between these pins. A 0.22 µF capacitor is recommended.
15, 16	C4-, C4+	External capacitor C4 is connected between these pins. A 0.22 µF capacitor is recommended.
17	-15VOUT	$-15~V$ Output. This was derived by tripling and inverting the 5 V regulated output. A 0.22 μF capacitor is required on this pin.
18	GND	Device Ground.
19, 20	C1-, C1+	External capacitor C1 is connected between these pins. A 2.2 µF capacitor is recommended.

-4- REV. B


Typical Performance Characteristics—ADM8839




TPC 1. LDO O/P Voltage Variation over Temperature and Supply




TPC 2. LDO O/P Voltage vs. Load Current




TPC 3. +15 V/-15 V Power Efficiency vs. Load Current



TPC 4. LDO Power Efficiency vs. Load Current, $V_{CC} = 3 V$




TPC 5. Supply Current vs. Supply Voltage




TPC 6. +15 V/–15 V Output Voltage vs. Load Current, Typical Configuration


REV. B –5–




TPC 7. +15 V and -15 V Outputs at Power-Up




TPC 8. Output Ripple on LDO (5 V Output)



TPC 9. 5 V Output Transient Response, Load Disconnected



TPC 10. Output Transient Response for Maximum Load Current



TPC 11. +15 V and -15 V Outputs at Power-Down

-6- REV. B

POWER SEQUENCING

In order for the TFT panel to power up correctly, the gate drive supplies must be sequenced such that the -15 V supply is up before the +15 V supply. The ADM8839 controls this sequence. When the device is turned on (a logic high on \overline{SHDN}), the ADM8839 allows the -15 V output to ramp immediately but holds off the +15 V output. It continues to do this until the negative output has reached -3 V. At this point, the positive output is enabled and allowed to ramp to +15 V. This sequence is highlighted in Figure 1.




Figure 1. Power Sequence

TRANSIENT RESPONSE

The ADM8839 features extremely fast transient response, making it very suitable for fast image updates on TFT LCD panels. This means that even under changing load conditions, there is still very effective regulation of the 5 V output. TPCs 9 and 10 show how the 5 V output responds when a maximum load is dynamically connected and disconnected. Note that the output settles within 5 μs to less than 1% of the output level.

BOOSTING THE CURRENT DRIVE OF THE ±15 V SUPPLY

The ADM8839 ± 15 V output can deliver 150 μ A of current in the typical configuration, as shown in Figure 2. It is also possible to draw 100 μ A from the +15 V output and 200 μ A from the -15 V output, or vice versa. It is possible to draw only a maximum of 300 μ A combined from both the +15 V and the -15 V outputs at any time (see Figure 3). In this configuration, +5VOUT (Pin 4) is connected to +5VIN (Pin 5), as shown in the Functional Block Diagram.




Figure 2. Typical Configuration




Figure 3. +15 V/–15 V Output Voltage vs. Load Current, Typical Configuration

REV. B -7-

It is possible to configure the ADM8839 to supply up to 400 μA on the ± 15 V outputs by changing its configuration slightly, as shown in Figure 4.




Figure 4. Current Boost Configuration

The configuration in Figure 4 can supply up to 400 μ A of current on both the +15 V and the -15 V outputs. If the load on the \pm 15 V does not draw any current, the voltage on the \pm 15 V outputs can rise up to \pm 16.5 V (see Figure 5). In this configuration, VOUT (Pin 2) is connected to +5VIN (Pin 5).





Figure 5. +15 V/–15 V Output Voltage vs. Load Current, Current Boost Configuration

OUTLINE DIMENSIONS

20-Lead Leadframe Chip Scale Package [LFCSP] 4×4 mm Body

(CP-20)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1

Revision History

7/05 - Data Sheet Changed from Rev. A to Rev. B	
Updated Ordering Guide	. 3
2/03 - Data Sheet Changed from Rev. 0 to Rev. A	
Changed SPECIFICATIONS	. 2
Undated OUTLINE DIMENSIONS	9